HOME PUBLICATIONS EDUCATION RESEARCH PROJECTS SOFTWARE FUNNY CONTACT

On supporting rapid exploration of memory hierarchies onto FPGAs
 
H. Sidiropoulos, K. Siozios, D. Soudris
Journal of Systems Architecture, Vol. 59, No. 2, pp. 78-90, Feb. 2013.
 
   Download Paper [BibTeX] [EndNote] [Plain]
Abstract:
This paper introduces a novel methodology for enabling fast yet accurate exploration of memory organizations onto FPGA devices. The proposed methodology is software supported by a new open-source tool framework, named NAROUTO. This framework is the only public available solution for performing architecture-level exploration, as well as application mapping onto FPGA devices with different memory organizations, under a variety of design criteria (e.g. delay improvement, power optimization, area savings, etc.). Experimental results with a number of industrial oriented kernels prove the efficiency of the proposed solution, as compared to similar approaches, since it provides better manipulation of memory blocks, leading to architectures with higher performance in terms of area, power and delay.

Last Update: 09 October 2016