HOME PUBLICATIONS EDUCATION RESEARCH PROJECTS SOFTWARE FUNNY CONTACT


K. Siozios, I. Anagnostopoulos and D. Soudris, "A High-Level Mapping Algorithm Targeting to 3D NoC Architectures with Multiple Vdd", IEEE Annual Computer Symposium on VLSI (ISVLSI), pp. 444-445, July 2010, Kefalonia, Greece.
[BibTeX] [EndNote] [Plain]
 
 
Download Paper
 
Abstract:
The communication problem in modern ICs becomes a challenge issue. This paper introduces a high-level mapping algorithm targeting to low-power 3D NoC devices. By appropriately assigning application’s functionalities to layers with different supply voltages we achieve reasonable energy savings and temperature reduction. Additionally, our methodology supports real-time adaption on different traffic scenarios. Experimental results show that energy savings up to 19% are feasible, without any area and delay overhead, as compared to architectures powered by only one supply voltage.
 

Last update: 18 May 2018