Dr. Kostas Siozios @ Internet


K. Siozios and D. Soudris, "Wire Segment Length and Switch Box Co-Optimization for FPGA Architectures", International Conference on Field Programmable Logic and Applications (FPL), pp. 1-4, Aug. 2006, Madrid, Spain.
[BibTeX] [EndNote] [Plain]
Download Paper
The novel methodology for designing a high-performance and low-energy FPGA interconnection architecture consisting of appropriate wire segments and multiple Switch Boxes is introduced. Depending on the localized performance and energy consumption requirements of each specific region of FPGA architecture, we derive a set of corresponding spatial routing information of the applications mapped onto reconfigurable device. In this paper, an interconnection network with segments L1&L2 and 3 different Switch Box regions is used. The selection criterion for our approach is the minimal Energy×Delay Product (EDP). The proposed methodology is fully-supported by the software tool called EX-VPR. With this interconnection architecture we achieved EDP reduction by 56%, performance increase by 47%, reduction in leakage power by 18%, reduction in total energy consumption by 9%, at the expense of increase of channel width by 15% compared to conventional FPGA architectures.

Last update: 18 May 2018